													REVIS	SIONS								
					LI	ſR				DESC	RIPTI	ON				D	ATE			APPR	OVED	)
				-																		
Prepared	l in acc	ordan	ce with	n ASN	IE Y1	4.24																
																		Ve	endori	item d	rawing	J
REV																		Ve	endor i	item d	rawing	J
PAGE																		Ve	endor i	item d	rawing	,
REV																		Ve	endor i	item d	rawing	, 
																		Ve	endor i	item d	rawing	9
PAGE																		Ve	endor i	item d	rawing	}
REV STA			REV																endor i	item d	rawing	9
			REV	E		1	2	3	4	5	6	7	8	9	10	11	12		endor i		rawing	
REV STA	ES				PARE	1 ED BY				5	6	7	8		DLA		) AND	MAR			rawing	
REV STA OF PAGE	ES				PARE	1 ED BY		3 Nguyo		5	6	7	8	c		LAND MBUS	) AND , OHIC	MAR 0 432			rawing	
REV STA OF PAGE PMIC N/A	ES A date of		PAG	PRE	PARE	1 1 D BY	Phu H.	Nguye	en	5	6	7 <b>TIT</b>		c		LAND MBUS	) AND , OHIC	MAR 0 432			rawing	
REV STA OF PAGE PMIC N/A Original c	A date of Y MM	DD	PAG	PRE CHE	CKEI	1 1 D BY P	Phu H. Phu H.		en	5	6	TIT	LE	C http CIRCU	JIT,	LANE MBUS w.land	D AND , OHIC dandn	MAR 0 432 naritin	ITIME 218-39 me.dla	e 90 a.mil/	DS 1.8	
REV STA OF PAGE PMIC N/A Original c	ES A date of	DD	PAG	PRE CHE	CKEI	1 D BY P D BY	Phu H. Phu H.	Nguye	en en	5	6	TIT MIC TO	LE CROC 5.5 V	C <u>http</u> CIRCI	DLA OLUN D://WW	LANE MBUS w.land DIGI 2:1 M	TAL-	MAR 0 432 naritin	ITIME 218-39 me.dla	= 90 a.mil/	DS 1.8	
REV STA OF PAGE PMIC N/A Original c	A date of Y MM	DD	PAG	PRE CHE APP	CKEI	1 D BY P D BY Th	Phu H. Phu H.	Nguya Nguya M. He	en en ess	5	6	TIT MIC TO MO	LE CROC 5.5 V NOLI	C <u>http</u> CIRCI /, 2.5	DLA OLUN D://WW	LANE MBUS w.land DIGI 2:1 M	TAL-	MAR 0 432 naritin	ITIME 218-39 me.dla	e 90 a.mil/	DS 1.8	
REV STA OF PAGE PMIC N/A Original c	A date of Y MM	DD	PAG	PRE CHE	CKEI ROVE ZE	1 D BY P D BY Th	Phu H. Phu H.	Nguya Nguya M. He	en en ess	5	6	TIT MIC TO MO	LE CROC 5.5 V	C <u>http</u> CIRCI /, 2.5	JIT, 5 Ω, C SIL	LANE MBUS w.land DIGI 2:1 M ICON	D AND , OHIC dandn TAL- 1UX/S	MAR 0 432 naritin	EITIME 218-39 me.dla EAR, T SW	e 90 a.mil/	DS 1.8	
REV STA OF PAGE PMIC N/A Original c	A date of Y MM	DD	PAG	PRE CHE APP	CKEI ROVE ZE	1 D BY P D BY Th	Phu H. Phu H.	Nguya Nguya M. He	en en ess	5	6	TIT MIC TO MO DWO	LE SROC 5.5 V NOLI 3 NO.	C <u>http</u> CIRCI /, 2.5	JIT, 5 Ω, C SIL	LANE MBUS w.land DIGI 2:1 M ICON	TAL-	MAR 0 432 naritin	EITIME 218-39 me.dla EAR, T SW	e 90 a.mil/	DS 1.8	

## 1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance CMOS 1.8 V to 5.5 V, 2.5  $\Omega$ , 2:1 Mux/SPDT switch microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/12650 Drawing number	- <u>01</u> Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)
1.2.1 Device type(s).			
Device type	Generic	<u>Cir</u>	rcuit function
01	ADG719-EP	CMOS 1.8 V to 5.5	5 V, 2.5 $\Omega$ , 2:1 Mux/SPDT switch

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
х	6	JEDEC MO-178-AB	Small Outline Transistor Package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	Material
A B C D E Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	V62/12650
		REV	PAGE 2

#### 1.3 Absolute maximum ratings. 1/

V <sub>DD</sub> to GND	0.3 V to +7.0 V
Analog, Digital inputs	0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first $2/$
Peak current, S or D	. 100 mA (Pulsed at 1 ms, 10% duty cycle max)
Continuous current, S or D	. 30 mA
Operating temperature range:	55°C to +125°C
Storage temperature range	65°C to 150°C
Junction temperature	. 150°C
Case outline X, $\theta_{JA}$ Thermal impedance	. 186.45 °C/W <u>3</u> /
Lead soldering:	
Reflow, Peak temperature	. 260(+0/-5) °C
Time at peak temperature	
ESD	. 1 kV

#### 2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201.)

#### 3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

<u>3</u>/ Measured on a 4-layer board.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	V62/12650
		REV	PAGE 3

<sup>&</sup>lt;u>1</u>/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

<sup>2/</sup> Over voltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

## 3.5 Diagrams.

- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Terminal function</u>. The terminal function shall be as shown in figure 3.
- 3.5.4 <u>Truth table</u>. The truth table shall be as shown in figure 4.
- 3.5.5 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 5.
- 3.5.6 <u>On resistance</u>. The On resistance shall be as shown in figure 6.
- 3.5.7 <u>Off leakage</u>. The Off leakage shall be as shown in figure 7.
- 3.5.8 <u>On leakage</u>. The On leakage shall be as shown in figure 8.
- 3.5.9 <u>Switching times</u>. The switching times shall be as shown in figure 9.
- 3.5.10 Break before make time delay,  $t_{D}$ . The break before make time delay,  $t_{D}$  shall be as shown in figure 10.
- 3.5.11 <u>Off isolation</u>. The Off isolation shall be as shown in figure 11.
- 3.5.12 <u>Channel to Channel crosstalk</u>. The Channel to Channel crosstalk shall be as shown in figure 12.
- 3.5.13 <u>Bandwidth</u>. The Bandwidth shall be as shown in figure 13.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/12650</b>	
COLUMBUS, OHIO	A	<b>16236</b>		
		REV	PAGE 4	

Test	Symbol	Test conditions			Lim	its			Unit
		$V_{DD} = 5 V \pm 10\%, GND = 0 V$		+25°C		-55	°C to +1	25°C	
		unless otherwise noted	Min	Тур	Max	Min	Тур	Max	
Analog switch									
Analog signal range						0		$V_{DD}$	V
On Resistance	R <sub>ON</sub>	$V_S = 0 V$ to $V_{DD}$ , $I_S = -10 \text{ mA}$		2.5					Ω
		See FIGURE 6			4			7	
On resistance match between channels	$\Delta R_{ON}$	$V_{S} = 0 V \text{ to } V_{DD}, I_{S} = -10 \text{ mA}$		0.1				0.4	Ω
On resistance Flatness	R <sub>FLAT(ON)</sub>	$V_S = 0 V$ to $V_{DD}$ , $I_S = -10 \text{ mA}$		0.75				1.5	Ω
Leakage current I <sub>S</sub> (Off)	$(V_{DD} = 5.5 \text{ V})$			•					
Source off leakage	I <sub>S</sub> (Off)	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$ See FIGURE 7		±0.01	±0.25			1	nA
Channel On leakage	$I_D, I_{S(ON)}$	$V_S = V_D = 1 V \text{ or } V_S = V_D = 4.5 V$ See FIGURE 8		±0.01	±0.25			5	nA
Digital inputs		•		•					
Input high voltage	VIH					2.4			V
Input low voltage	VIL							0.8	
Input current	$I_{NL}$ or $I_{NH}$	$V_{IN} = V_{INL}$ or $V_{INH}$		0.005				±0.1	μA
<b>Dynamic characteristics</b>	<u>2</u> /								
	t <sub>ON</sub>	$R_L = 300 \Omega, C_L 35 pF,$		7				12	ns
	t <sub>OFF</sub>	$V_S = 3 V$ , See FIGURE 9		3				6	
Break before Make time delay	t <sub>D</sub>	$R_L$ = 300 Ω, $C_L$ 35 pF, V <sub>S1</sub> = V <sub>S2</sub> = 3 V, See FIGURE 10		8		1			
		$R_L = 50 \Omega, C_L 5 pF,$ f = 10 MHz, See FIGURE 11		-67					dB
Off Isolation		$R_L = 50 \Omega$ , $C_L 5 pF$ , f = 1 MHz, See FIGURE 11		-87					
Channel to channel		$R_L = 50 \Omega$ , $C_L 5 pF$ , f = 10 MHz, See FIGURE 12		-62					
crosstalk		$R_L = 50 \Omega$ , $C_L 5 pF$ , f = 1 MHz, See FIGURE 12		-82					1
Bandwith -3 dB		$R_L = 50 \Omega, C_L 5 pF,$ See FIGURE 13		200					MHz
C <sub>S</sub> (Off)				7					pF
C <sub>D</sub> , C <sub>S</sub> (ON)				27					
Power requirements (V <sub>D</sub>	<sub>D</sub> = 5.5 V, Dig	gital inputs = 0 V or 5,5 V)							
	I <sub>DD</sub>			0.001				1.0	μA

# TABLE I. Electrical performance characteristics. 1/

See footnote at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	<b>V62/12650</b>
		REV	PAGE 5

Test	Symbol	Test conditions			Limi	ts			Unit
		$V_{DD} = 3 V \pm 10\%, GND = 0 V$		+25°C		-55	°C to +12	25°C	
		unless otherwise noted	Min	Тур	Max	Min	Тур	Max	
Analog switch									
Analog signal range						0		$V_{\text{DD}}$	V
On Resistance	R <sub>ON</sub>	$V_S = 0 V$ to $V_{DD}$ , $I_S = -10 \text{ mA}$		6					Ω
		See FIGURE 6						12	
On resistance match between channels	$\Delta R_{ON}$	$V_S = 0 V$ to $V_{DD}$ , $I_S = -10 \text{ mA}$		0.1				0.4	Ω
On resistance Flatness	R <sub>FLAT(ON)</sub>	$V_{\rm S} = 0$ V to $V_{\rm DD}$ , $I_{\rm S} = -10$ mA					2.5		Ω
Leakage current Is (Off) (	V <sub>DD</sub> = 3.3 V)								
Source off leakage	I <sub>S</sub> (Off)	$V_S = 3 V/1 V$ , $V_D = 1 V/3 V$ ; See FIGURE 7		±0.01	±0.25			1	nA
Channel On leakage	$I_{D},I_{S(ON)}$	$V_S = V_D = 1 V \text{ or } VS = VD = 3 V$ See FIGURE 8		±0.01	±0.25			5	nA
Digital inputs		•		•					
Input high voltage	VIH					2.0			V
Input low voltage	V <sub>IL</sub>							0.8	
Input current	$I_{\rm NL}$ or $I_{\rm NH}$	$V_{IN} = V_{INL}$ or $V_{INH}$		0.005				±0.1	μA
Dynamic characteristics	<u>2</u> /								
	t <sub>ON</sub>	$R_L = 300 \Omega, C_L 35 pF,$		10				15	ns
	t <sub>OFF</sub>	V <sub>S</sub> = 2 V, See FIGURE 9		4				8	
Break before Make time	t <sub>D</sub>	$R_L = 300 \ \Omega, \ C_L \ 35 \ pF,$		8		1			
delay		$V_{S1} = V_{S2} = 2 V$ , See FIGURE 10							
		$R_L = 50 \Omega, C_L 5 pF,$ f = 10 MHz, See FIGURE 11		-67					dB
Off Isolation		$R_L = 50 \Omega, C_L 5 pF,$ f = 1 MHz, See FIGURE 11		-87					
Channel to channel		$R_L = 50 \Omega$ , $C_L 5 pF$ , f = 10 MHz, See FIGURE 12		-62					
crosstalk		$R_L = 50 \Omega$ , $C_L 5 pF$ , f = 1 MHz, See FIGURE 12		-82					
Bandwith -3 dB		$R_L = 50 \Omega, C_L 5 pF,$ See FIGURE 13		200					MH
C <sub>S</sub> (Off)	1			7					pF
$C_D, C_S (ON)$				27					
Power requirements (V <sub>DD</sub>	$_{0} = 5.5 \text{ V}, \text{ Dig}$	gital inputs = 0 V or 5,5 V)			1 1				1
• ( ) )	I <sub>DD</sub>			0.001	1.0				μA


# TABLE I. Electrical performance characteristics - Continued. 1/

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ Guaranteed by design, not subject to production test.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12650
		REV	PAGE 6





Dimensions					
Symbol	Millimeters		Symbol	Millimeters	
	Min	Max		Min	Max
А	0.90	1.30	E	1.50	1.70
A1	0.05	0.15	E1	2.60	3.00
A2	0.95	1.45	е	0.95 BSC	
b	0.30	0.50	L	0.35	0.55
D	2.80	3.00	L1	0.60	) BSC

## NOTES:

1. All linear dimensions are in millimeters.

2. Falls within JEDEC MO-15-AB3.

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	<b>V62/12650</b>
		REV	PAGE 7


Case outline X					
Terminal number	Terminal symbol	Terminal number	Terminal symbol		
1	IN	6	S2		
2	V <sub>DD</sub>	5	D		
3	GND	4	S1		


FIGURE 2.	Terminal	connections.
-----------	----------	--------------

	Case outline X			
Terminal		Description		
Number Mnemonic				
1	IN	Digital switch control pin.		
2	V <sub>DD</sub>	Most positive power supply pin.		
3	GND	Ground (0 V) reference pin.		
4	S1	Source terminal. Can be used as an input or output		
5	D	Drain terminal. Can be used as an input or output		
6	S2	Source terminal. Can be used as an input or output		

# FIGURE 3. Terminal function.

Input IN	Switch S1	Switch S2
0	On	Off
1	Off	On





NOTES: 1. Switches shown for a logic 1 input.

FIGURE 5. Functional block diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12650</b>
		REV	PAGE 8









FIGURE 6. On resistance.














DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	<b>V62/12650</b>
		REV	PAGE 9










FIGURE 11. Off isolation.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12650</b>
		REV	PAGE 10









DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	V62/12650
		REV	PAGE 11

#### 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

## 5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

## 6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>http://www.landandmaritime.dla.mil/Programs/Smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/12650-01XE	24355	ADG719SRJZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

#### CAGE code

24355

Source of supply

Analog Devices 1 Technology Way P.O. Box 9106 Norwood, MA 02062-9106

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/12650</b>
COLUMBUS, OHIO	A	16236	
		REV	PAGE 12